Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
csci320
lab1
Commits
3c59992b
Commit
3c59992b
authored
Jul 29, 2013
by
Alan Marchiori
Browse files
added everyEight solution
parent
1242ff9e
Changes
1
Hide whitespace changes
Inline
Side-by-side
everyEight.v
0 → 100644
View file @
3c59992b
module
everyEight
;
reg
A
;
initial
begin
:
stop_at
#
20
;
$
finish
;
end
initial
begin
:
Init
A
=
1
;
$
dumpfile
(
"everyEight.vcd"
);
$
dumpvars
(
0
,
everyEight
);
end
//main_process will loop until simulation is over
always
begin
:
main_process
#
1
;
A
=
0
;
#
7
;
A
=
1
;
end
endmodule
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment