Skip to content
GitLab
Menu
Projects
Groups
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Contribute to GitLab
Sign in
Toggle navigation
Menu
Open sidebar
Christina Yu
pyriscv
Commits
624cfefa
Commit
624cfefa
authored
Dec 02, 2021
by
Christina Yu
Browse files
lab7 done
parent
b0ec8f67
Changes
1
Hide whitespace changes
Inline
Side-by-side
onestage_elf.py
View file @
624cfefa
...
...
@@ -163,6 +163,12 @@ for t in itertools.count():
if
val
&
0b1
==
0b1
:
# exit
print
(
f
"
{
t
:
20
d
}
:"
,
display
())
status
=
"TEST PASS"
if
RF
.
read
(
10
)
==
0
else
"TEST FAIL"
print
(
status
)
if
status
==
"TEST FAIL"
:
exit
(
1
)
if
status
==
"TEST PASS"
:
exit
(
0
)
RF
.
display
()
print
(
f
"SYSCALL: exit (
{
val
>>
1
}
)"
)
sys
.
exit
(
val
>>
1
)
...
...
@@ -222,11 +228,11 @@ for t in itertools.count():
# break
if
imem
[
PC
.
out
()]
==
0
:
status
=
"TEST PASS"
if
RF
.
read
(
10
)
==
0
else
"TEST FAIL"
print
(
status
)
if
status
==
"TEST FAIL"
:
exit
(
1
)
if
status
==
"TEST PASS"
:
exit
(
0
)
print
(
status
)
#print("Done -- end of program.")
print
(
"------------------------------< Final reg values >------------------------------"
)
RF
.
display
()
...
...
Write
Preview
Supports
Markdown
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment